Fix M5Stack CoreS3 boot crash - #11155
Open
CDarius wants to merge 2 commits into
Open
Conversation
dhalbert
reviewed
Jul 29, 2026
dhalbert
left a comment
dhalbert
left a comment
Collaborator
There was a problem hiding this comment.
Thanks for fixing this.
Are the SPI pins available externally, or are they just used for SD and the display D/C? A board.SPI() that doesn't have a MOSI is not very useful. I wonder if we should just remove board.SPI() entirely if it can't be used as a regular SPI.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR fixes the issue #11009
The problem was the SPI bus definition. The GPIO35 is either the MISO pin on the M5Bus but also the display DC signal.
I have changed the SPI definition removing the MISO pin.
I made the same change also for the CoreS3 SE